

ABSTRACT OF THE DISCLOSURE

A method for generating refresh clock of a DRAM module, the DRAM module comprises a plurality of memory cells, and each memory cell comprises a storage capacitor. First, a dummy
5 capacitor is provided, the dummy capacitor is positively correlated with the storage capacitor, and then a refresh clock is generated according to the dummy capacitor.